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Low-distortion low-voltage operational
transconductance amplifier
X. Zhu and Y. Sun
A new operational transconductance ampliﬁer (OTA) is proposed,
which is based on the ﬂipped voltage follower and source degeneration
techniques. The OTA is simulated in a standard TSMC 0.18 mm
CMOS process with a 1.8 V supply voltage. The simulation results
show that the total harmonic distortion of the proposed OTA is less
than 1% up to 0.85 Vp-p.
Introduction: Recent research shows a high demand for highly linear
operational transconductance ampliﬁers (OTAs) with an aim to reduce
total harmonic distortion (THD) [1–4]. However, most of these linearisa-
tion techniques may present important drawbacks such as reduced effec-
tive transconductance and signiﬁcant power consumption. On the other
hand, low power supply and power consumption solutions are needed
for handheld products. However, the scaling down of threshold voltage
does not follow the drop in the nominal supply voltage. As the available
voltage headroom becomes limited, many existing circuit techniques in
the analogue domain cannot be applied. Moreover, mismatch issues are
also critical owing to the use of deep sub-micro processes [5].
Consequently, the second-order harmonic distortion cannot be eliminated
properly. Without focus on linearisation, the linearity of the OTA will be
rather poor. Very often, large gate–source voltages are required in order to
improve OTA linearity, but the supply voltages limit this beneﬁt
especially for low-voltage applications. Therefore, a new OTA is proposed
in this Letter, which is based on the ﬂipped voltage follower (FVF) [6] and
source degeneration techniques. Use of source degeneration optimises the
linearity and the power supply is reduced by the FVF technique.
Proposed OTA: Fig. 1 shows the new OTA conﬁguration. The presented
conﬁguration uses a differential pair in the input stage with source
degeneration. The output stages consist of four current mirrors. The
tail current source is taken over by a pair of dynamic current mirrors
based on the FVF structure. The input stage currents are differentially
mirrored through p-type current mirrors M7–10 and n-type current
mirrors M3–6 to the outputs. The transistors M16 and M17 are in the
triode region, their gate voltages are connected to be biased with a
control current source Ibias through transistors M11–15. It is worth men-
tioning that the geometry of the input devices also affects the transcon-
ductance value, DC gain and noise. To shift the poles to higher
frequencies, and obtain the large transconductance, the channel length
used for these transistors is the minimum length allowed by the
process. Transistors M16 and M17 could be connected either in serial
or in parallel. It depends on the purpose that the OTA is used for. To
optimise the power consumption, parasitic effects and high-frequency
response, the triode transistors are connected in parallel. If a large
tuning range is needed, they may be connected in serial. The OTA in
Fig. 1 uses a serial structure as an example. The drain current of MOS
transistors M16 and M17 in the triode region is given by, when VDS 
VGS2 VT and assuming M16, 17 are identical:
IR ¼ KðVGS  VT ÞVDS ð1Þ
where K ¼ 0.5 mCox(W/L) is the n-type transconductance parameter,
and m, Cox, W and L are mobility, oxide capacitance per unit area,
channel width and length, respectively. Then:
Iout ¼ Iout 1  Iout 2 ¼ 2 IR ð2Þ
By substituting (1) into (2) we get:
Iout ¼ 2 KðVGS  VT ÞVDS ð3Þ
Note that 2VDS ’ Vin, when source degeneration is deep. Therefore, we
get:
Iout ’ KðVGS  VT ÞVin ¼ gmVin ð4Þ
where Vin is the differential input voltage and gm is the DC transconduc-
tance of the proposed OTA, given by:
gm ’ KVB; VB ¼ VGS  VT ð5Þ
From (4) and (5), we can see that the OTA exhibits a linear V2 I charac-
teristic with the assumptions made. Equation (5) shows that theELECTRONICS LETTERS 4th December 2008 Vol.
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VB. Thus, the allowed values of VB determine the achievable transcon-
ductance tuning range. The bias voltage VB can be adjusted by the
bias current source Ibias through transistors M11–15 in the OTA.
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Fig. 1 Circuit diagram of proposed OTA
However, for high-frequency applications the second-order effects are
severe, therefore often in implementation, the bulk/substrate of most
transistors in Fig. 1 are tied to ground or VDD, apart from the two
input stage transistors M1, 2. For this case, the threshold voltages of
M1, M2 are modulated, which will result in the so-called body or
threshold modulation effects. The threshold voltage of an NMOS tran-
sistor is deﬁned by
VT ¼ VT0 þ g ð
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
f VBS
p

ﬃﬃﬃ
f
p
Þ ð6Þ
where VT0 is the threshold voltage with zero bias, g is the body/bulk
polarisation factor or bulk threshold parameter, f is the strong inversion
surface potential and VBS is the voltage between bulk and source. With
the mentioned threshold modulation effect for Fig. 1, using (4) the modi-
ﬁed Iout can be shown as
I 0out ¼ g0mVin ð7Þ
where g0m ¼ K½VGS  VT0  g ð
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
f VBS
p  ﬃﬃﬃfp Þ is the modiﬁed DC
transconductance of the OTA. Hence, there is an error in gm
0 caused
by DVT ¼ g ð
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
f VBS
p  ﬃﬃﬃfp Þ. Thus the bulk effects cause nonlinear
behaviour in gm with respect to Vin. In practice, thinner gate oxides
are recommended to minimise the body effects as g is decreased with
a smaller oxide thickness at the expense of increased mobility reduction.
The ﬁrst-order model of mobility reduction or degradation in MOS tran-
sistors is given by
m ¼ m0
1þ u ðVGS  VT Þ ð8Þ
where mo is the zero-ﬁeld mobility of carriers, u ¼ 1/toxECR is the coef-
ﬁcient of the effect of the electric ﬁeld on the mobility, tox is the gate
oxide thickness and ECR is the critical ﬁeld. In relation to the proposed
OTA, the mobility reduction m causes the transconductance parameter K
that is m dependent to change. This in turn also causes variation in gm or
Iout. It is varied from its ideal expression as given in (4). Therefore, there
is a tradeoff between transistor sizes.
Common-mode feedback (CMFB) circuit: In fully differential circuits,
the common-mode DC output voltages change from their stable
values as a result of process, temperature and supply variations.
Therefore, it is necessary to utilise a CMFB circuit to stabilise its DC
output voltages. The CMFB circuit is proposed and is shown in Fig. 1.
It basically consists of two differential pairs Mcm1,2 and Mcm3,4
biased by a DC current source ICMFB. The common-mode DC output
voltages from the OTA are sensed by the Mcm1, 2 pair and compared
with the reference common-mode reference voltage Vcm in the second
differential pair Mcm3, 4. Any difference between the levels is ampliﬁed
and correction voltages are applied to the p-type current sources loading
the OTA. The size of the common-mode reference should be twice that
of the common-mode sensing to keep the current densities in the load
devices equal. The CMFB circuit in Fig. 1 is associated with two
poles, one is dominant and the other is non-dominant. The single-pole
model of the common-mode feedback transconductance is expressed as:
gm CMFBð jf Þ ¼ gm CMFB
1þ jf 2pCp7=gm7
  ð9Þ44 No. 25
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where the gm_CMFB is the DC transconductance of transistors Mcm1, 2 or
Mcm3, 4 and Cp7 is the related parasitic capacitance at the gate of transis-
tor M7. The gain–bandwidth product of the common-mode loop is
given below:
GBWCMFB ¼ gm CMFBgm8
2pgm7CL
ð10Þ
where CL is total output capacitance. The parasitic capacitances need
also to be taken into account. To achieve stability for the common-
mode loop, the non-dominant pole frequency should be higher than
GBWCMFB. This condition can be further expressed (assuming gm7 ¼
gm8) as:
gm7
Cp7
 gm CMFB
CL
ð11Þ
Simulation results: The OTA circuit was designed and simulated using
BSIM 3v3 Spice models for a TSMC 0.18 mm 1.8 V CMOS process
available from MOSIS. With identical length of 0.18 mm, the widths
of the transistors used are given in Table 1. The simulated transconduc-
tance of OTA against the differential input voltage with Ibias of 100 mA
is shown in Fig. 2. The THD performance of the proposed OTA with
different bias currents is shown in Fig. 3. It can be seen that the THD
is always less than 1% when the differential input voltage is below
0.85 V owing to the elimination of even-order harmonic distortions.
The dynamic range of 115 dB is achieved at 0.5% THD. The total
output noise is 1.3 mV/
p
Hz. The total power consumption is about
11.8 mW for 1.1 ms transconductance.
Table 1: Widths of transistors
M1, M2 M3–M10 M11,M12 M13–M15 M16, M17
10 mm 100 mm 20 mm 10 mm 7 mm
Mcm1, Mcm2 Mcm3 Mcm4 Mcm5
20 mm 40 mm 60 mm
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Fig. 2 Simulated OTA transconductance against differential input voltage
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Fig. 3 Total harmonic distortion for different bias currentsELECTRONICS
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trade-off between linearity and supply voltage is presented. It combines
source degeneration and ﬂipped voltage follower techniques. The com-
plete OTA also contains CMFB and bias tuning circuits. Simulations in
0.18 mm CMOS show that THD of less than 1% can be achieved by the
OTA for differential input voltage of up to 0.85 Vp-p when using a 1.8 V
power supply voltage. The dynamic range achieved is 115 dB with 0.5%
THD. The total output noise up to 100 MHz is 1.3 mV/
p
Hz. The overall
transconductance is approximately 1.1 mS. The power consumption is
11.8 mW. Therefore, the proposed OTA could be suitable for wireless
communication receiver baseband applications.
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